Abstract-Modeling spatial variation is important for statistical analysis. Most existing works model spatial variation as spatially correlated random variables. We discuss process origins of spatial variability, all of which indicate that spatial variation comes from deterministic acrosswafer variation, and purely random spatial variation is not significant. We analytically study the impact of across-wafer variation and show how it gives an appearance of correlation. We have developed a new dielevel variation model considering deterministic across-wafer variation and derived the range of conditions under which ignoring spatial variation altogether may be acceptable. Experimental results show that our model is within 1% error from exact simulation result while the error of the existing distance-based spatial variation model is up to 8%. Moreover, our new model is also 10X faster than the spatial variation model for Monte-Carlo analysis.
I. INTRODUCTION
With the CMOS technology scaling, process variation has become a major concern for VLSI design. Modeling and analyzing process variation has attracted a lot of attention.
Several works focus on analyzing and modeling of process variation [1] - [8] . The simplest method models process variation as the sum of inter-die (global) variation and independent within-die (local random) variation [8] . Later, people observed that within-die variation is spatially correlated and the correlation depends on the distance between two within-die locations. [1] , [2] model spatial variation as correlated random variables, and principle component analysis is applied to perform statistical timing analysis. In this model, a chip is divided into several grids and each grid has its own spatial variation. The spatial variations of different grids are correlated and the correlation coefficient depends on the distance between two grids. [3] focuses on the extraction of spatial correlation. It models the correlation coefficient as a function of distance. Several more complex spatial correlation models have been proposed [9] - [13] .
On the other hand, process oriented modeling has concluded that within-die spatial variation is actually caused by deterministic across wafer and across-field variation and purely random within-die spatial variation is not significant [14] - [16] . However, in practice, designers do not know the wafer location or field location of each die; therefore, we need to analyze the impact of across-wafer variation and acrossfield variation on die-scale. Moreover, silicon measurements cited in this paper indicate that across-wafer variation is much more significant than the across-field variation, for simplicity, we consider only across-wafer variation in this paper.
In this paper, we first analyze the impact of deterministic acrosswafer variation on spatial correlation. We observe that when assuming quadratic across-wafer variation model as in [15] , [17] , [18] :
1) Different locations of the chip may have different mean and variance. Such differences increase when the chip size increases. 2) When chip size is small, the correlation coefficients for a certain Euclidean distance are within a narrow range. This explains why most existing works find that spatial correlation is a function of distance. 3) Within-die spatial variation is NOT spatially correlated when across-wafer systematic variation is removed. 4) Within-die spatial variation is NOT independent from inter-die variation. 5) If chip size is small enough, the two-level inter-/within-die decomposition of process variation is still very accurate. Based on our analysis, we propose an accurate and efficient spatial variation model considering across-wafer variation. Experimental results show that our model is more accurate and efficient compared to the distance-based spatial variation model in [3] . Compared to the exact simulation, the error of our modeled is within 1% and the error of the distance-based spatial correlation model is up to 8%. Moreover, our model is 10X faster than the distance-based spatial correlation model. Finally, we also discuss the case when the across-wafer variation is a non-quadratic function. To the best of our knowledge, this is the first work to mathematically analyze the implication of systematic across-wafer variation at the die-scale.
The rest of this paper is organized as follows: Section II discusses the physical causes for across-wafer variation; Section III analyzes the impact of across-wafer variation on die-scale; Section IV introduces the new variation model and shows experimental results; Section V discusses the case when the across-wafer variation follows a more complicated function; and finally Section VI concludes this paper.
II. PHYSICAL ORIGINS OF SPATIAL VARIATION
In silicon manufacturing, there are many steps that cause nonuniformity of devices across the wafer. Interestingly, most of these processes by the very nature of the equipment follow a radially varying trend across the wafer. Most processes are "center-fed" or "edge-fed" with the boundary conditions at the edge of wafer being substantially different. Moreover, wafers are often rotated to increase process uniformity across them which further leads to radial behavior of non-uniformity. This is further exacerbated by advent of singlewafer processing for 300mm wafers.
For example, overlay error includes errors in the position and rotation of the wafer stage during exposure, wafer stage vibration, and the distortion of the wafer with respect to the exposure pattern [19] . Magnification and rotation components of overlay error increase from center of the wafer outwards. 1 During the chemical vapor deposition (CVD) step, species depletion and temperature non-uniformity on the wafer at lower temperatures may cause thickness non-uniformity [20] , [21] . The redeposition effect in physical vapor deposition (PVD) [22] may cause non-uniformity of etch rate. Moreover, center peak shape of the RF electric field distribution [23] also leads to a center peak shape of etch rate, and chamber wall conditions [24] also cause etch rate non-uniformity. In real processes, the wafers are rotated to improve uniformity. [22] , [24] show that the etch rate varies radially across the wafer: the etch rate is high at the center of the wafer and decreases toward the edges. Post-exposure bake (PEB) temperatures are higher at the center of the wafer and decreases outwards [25] . Similarly, other processes ranging from resist coat to wafer deformation due to vacuum chuck holding it follow a bowlshaped trend across the wafer. All these processes cause a systematic across-wafer variation in physical dimensions. Biggest contributors, by far, are those who impact critical dimension. These are: mask errors and MEEF, lithography (especially PEB) and etch. The rest have minor impact.
Across-wafer variation of gate length observed in several recent silicon measurements [15] , [17] , [18] , [26] validates our arguments.
[27] also shows that the ring oscillator frequency and leakage current decrease from the center to the edge of the wafer. Figure 1 shows industry data of ring oscillator frequency for 45nm technology wafers from two different industry processes. In the rest of this paper, all of our simulation and experiments are based on the measurement result of this process. From the figure, we see that ring oscillator frequency decreases from the center to the edge of the wafer. Besides across-wafer variation, some lithography-induced effects such as lens aberrations can lead to systematic across-field variation and across-die variation. In practice, across-die variation can be modeled as within-die mean shift and will not cause within-die spatial correlation. Moreover, silicon measurements cited in this paper indicate that across-wafer variation is much more significant (probably due to advancements in resolution enhancement and lithographic equipment). Hence, for simplicity, we consider only across-wafer variation in this paper.
III. ANALYSIS OF WAFER LEVEL VARIATION AND SPATIAL CORRELATION
In this section, we will analyze the impact of across-wafer variation on die-scale. In this paper, we assume the across-wafer variation to be a quadratic function as in [15] , [17] , [18] :
1 Overlay error can directly impact critical dimension in double patterning.
where vp is a variation source, such as Leff , a, b, c, and d are function coefficients, which are obtained from fitting the measurement data from industry process as shown in Figure 1 , mw comprises inter-die random, inter-wafer, inter-lot variation and the fitting error of quadratic fitting as in Equation (1) 2 , m f and m d are the acrossfield and across-die variation, respectively. As discussed in Section II, we consider only across-wafer variation and ignore these two types of variations in this paper. r is the random noise, and (xw, yw) is across-wafer location. In the rest of this section, we will analyze the spatial variation based on the above model. Table I summarizes the mathematical notations used in this section.
We obtain the coefficients of the above across-wafer variation model by fitting the industrial 45nm process measured ring oscillator delay with 300 wafers from 23 lots. In the rest of this section, all simulations are based-on this extracted model.
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A. Variation of Mean and Variance with Location
We first consider the variation at a certain location in a die. According to Equation (1), it is easy to find that for a die, whose center lies on (xc, yc) wafer coordinates, the variation of location (x, y) in a die (assuming the coordinate of the center of the die to be (0, 0)) is:
The definitions of (x , y ) are in Table I . In this paper, we assume, a, b, c, and d to be fixed for a process. In practice, these coefficients may vary slightly for wafer-to-wafer or lot-to-lot. In this case, we may either model A, B, C, and D as random variables or lump the fitting residual to inter-die random variation mw. We will further discuss this in Section V.
In practice, (xc, yc) are not known to designers. We can convert the wafer-level systematic variation model to a die-level model by noting that the dies are always distributed evenly in the wafer. Therefore, we may model xc and yc as random variables which are evenly distributed in the center at (0, 0) with radius r w (radius of the wafer). It is easy to see that xc and yc are identical and their PDF is 3 :
In this case, the variation at location (x, y), v p (x, y), is expressed as a function of four random variables: xc, yc, mw, and R(x, y). We may easily calculate the mean and variance of vp(x, y):
where x , y , r dμ , r dσ , k0, and k1 are defined in Table I . From Equation (4) and (5), it is interesting to note that different die locations may have different means and variances 4 . The location (x0, y0) having the smallest mean and variance is given by:
The locations with larger distance to (x0, y0) will have larger mean and variance. Figures 2 illustrate the mean and variance ring oscillator delay for different r dμ (or r dσ ). 
B. Appearance of Spatial Correlation
Besides mean and variance, we are also interested in the covariance between two locations (x1, y1) and (x2, y2). From Equation (2), we may calculate the covariance as:
With covariance calculated above and variance, we may obtain the correlation coefficient as:
where α, β, and k2 are defined in Table I . From Equation (5), we obtain the upper bound and lower bound of the correlation coefficient for a certain Euclidean distance:
where δ is the Euclidean distance between (x 1 , y 1 ) and (x 2 , y 2 ), lx , l y , and r m are defined in Table I . From the upper bound and lower bound, we may also calculate the range of correlation coefficient:
Notice that usually the wafer size is much larger than the die size, that is k 2 r 2 m , therefore, the range of correlation coefficient for a certain distance is very narrow. Moreover, from the above equation, we also find that when the variances of the inter-die residual and within-die random variation increase, the range decreases. This explains why most existing works [3] , [9] find that spatial correlation is a function of distance. Figure 3(a) illustrates the exact data for 40 locations, the upper bound and the lower bound. From the figure, we find that the range of ρ for a certain distance is very narrow. Although the correlation coefficient is in a narrow range, covariance is not, as shown in Figure 3(b) . This is because of the differences of variance across the die. 5 shows the correlation coefficient for within-die variation after subtracting the mean variation of the die (mainly caused by across wafer variation). We observe that the within-die spatial variation is almost NOT spatially correlated, as empirically observed in [3] . This further validates that the spatial variation is caused by systematic across-wafer variation. 
C. Dependence between Inter-die and Within-die Variation
In most existing variation models, process variation is decomposed into inter-die, within-die spatial, and within-die random variation:
where v g is the inter-die variation, v s is the within-die spatial variation, and v l is the within-die variation. Usually vg is modeled as the variation of the chip mean, v l is the pure random local variation, and v s is the residual. v g , v s , and v l are assumed to be independent.
With the variation model in Equation (2), we may also calculate the inter-die, within-die spatial, and within die random variation. Inter die variation is calculated as the variation of the chip mean:
where s0 is defined in Table I .
Within-die random variation is the local random variation: v l = R, and within-die spatial variation is calculated as the remaining variation:
where s1 is defined in Table I . From the above equations, we find that both inter-die and within-die spatial variations are functions of random variables xc and yc. Hence, we may not decompose process variation into independent inter-die and within-die spatial variation.
D. When can Spatial Variation be Ignored?
In the section, we analyze the accuracy of the simple two-level inter-/within-die variation model for different chip sizes. If we only consider inter-/within-die variation, we may lump the across-wafer variation into inter-die variation, that is, approximate the across-wafer variation as a piecewise constant function, as shown in Figure 5(a) . To evaluate the impact of the approximation error, we may treat such approximation error as noise and the process variation as signal; and then evaluate the signal to noise ratio. In order to do this, we calculate the mean square approximation error and the total variance of variation. The signal to noise ratio when ignoring the spatial variation is given as:
lxly It can be seen that MSE depends on chip size. When chip size is small, MSE is small. This is because we approximate the acrosswafer variation as a piecewise constant function with small steps, hence such approximation is accurate. Figure5(b) illustrates the SNR for different die sizes. It can be seen that the SNR decreases when die size increases as expected. We also observe that when chip size (lx and ly) is smaller than 1cm, the SNR is up to 100. That means, two-level inter-/within-die variation model only causes less than 1% error. 
IV. MODELING SPATIAL VARIABILITY
As discussed in Section I, spatial variation largely comes from the deterministic across-wafer variation. Hence, modeling the withindie variation as spatial-correlated random variable is not accurate as discussed in Section III.
Equation (2) calculates the variation for a given location (x, y). In the equation, the die location (xc, yc) are modeled as random variables and their PDF is shown in Equation (3). Equation (2) provides a new spatial variation model. Notice that when we perform Monte-Carlo simulation on this new model, we do not require the across-wafer variation to be a quadratic function. Even the acrosswafer variation is with any arbitrary function, we may still apply this model to perform Monte-Carlo simulation. We further discuss this in Section V.
Notice that in this new variation model, there are only four random variables, inter-die random variation M , within-die random variation R, and die location within the wafer xc and yc. However, for the traditional distance-based spatial variation model, the number of spatial variation sources depends on the number of grids. Larger chip needs more variables. Therefore, our new model not only models the across-wafer variation accurately, but also is more efficient than the traditional spatial correlation model.
We have implemented the new spatial variation model using Matlab. In order to verify the efficiency and accuracy, we define two comparison cases: 1) the exact deterministic across variation model, 2) distance-based spatial correlation model from [3] . We apply all the above methods to the ISCAS85 suite of benchmarks in PTM 45nm technology [28] . And for each model, we run 10,000-sample Monte-Carlo simulation to obtain the power and delay variation. In the experiment, we consider the gate length variation obtained from minimum square error fitting on the ring oscillator delay from industrial 45nm process measurement from the model as shown in Equation (2).
We first compare the delay variation. We apply SSTA method in [29] to estimate the circuit delay variation. We assume that the chips size is 2cm×2cm and the wafer radius is 15cm. We also assume that the ISCAS85 benchmark circuit is placed in different locations of a chip: center (C), lower left corner (LL), lower right corner (LR), upper left corner (UL), and upper right corner (UR). Table II compares the mean (μ), standard deviation (σ), skewness (γ), and 95% percentile point (95%) for ISCAS85 benchmarks. From the table, we find that our result is closer to the exact model than that of the spatial correlation model from [3] . Moreover, we also find that our method predicts different mean and variance for different location, as discussed in Section III-A. However, the grid-based spatial correlation model can only give the same mean and variance for all locations. The error of our model is within 1% error from the exact simulation and the error of the Spatial correlation model is up to 8%.
Since ISCAS85 benchmarks are very small, the impact of spatial variation on delay is not significant within the circuit. In order to show such impact, we simulate the delay of an inverter chain with 50 inverters. We assume the inverter chain expands from the corner to the center of the chip. For the distance-based spatial correlation model, we divide the chip to 10 × 10 = 100 grids. Table III shows the delay variation for the inverter chain expanding from different corners to the center of the chip. From the table, we find that our result is more accurate compared to the grid-based spatial correlation model. Moreover, our model is also more efficient than the spatial correlation model. Our model achieves about 10X speed up compared to the spatial correlation model. This is because there are 100 grids in the spatial correlation model, that means there are 37 spatial random variables 6 , our model has only 4 random variables. Moreover, since our model has only four random variables, it is possible for us to apply Fast Quasi-Monte Carlo techniques [30] to improve run time further.
Besides delay, we also apply our model to leakage power analysis. For the leakage analysis, we assume that 900 copies of ISCAS benchmark circuits are placed in a 2cm×2cm chip. Table IV compares the leakage variation for ISCAS85 benchmarks. Similar to the delay analysis, we observe that our method is more accurate and efficient than the spatial correlation model.
In the above experiment, we only consider big chips. As discussed in Section III-D, when the chip size is small, the traditional inter-/within-die variation model does not introduce much error. In order to verify this, we perform delay estimation of an ISCAS85 bench at different locations in a 3mm×3mm chip and a 6mm×6mm chip. Table V and VI shows the delay variation comparison of our model and the two-level inter-/within-die variation model. From the table, we see that when chip size is small, the traditional inter-/within-die variation model is accurate.
V. GENERAL ACROSS-WAFER VARIATION MODEL
In the previous section, we assumed that the across-wafer variation is a quadratic function as shown in Equation 2. However, in practice, across-wafer variation may not be a perfect parabola. In this section, we will further discuss the case that when the across-wafer variation is with a more general across-wafer variation model.
We assume that the across-wafer variation is with an arbitrary function as follows:
In this case, the statistical characteristics such as mean, variance, covariance, and correlation coefficient depend on the function f . In most of the cases, we may not have the closed form formulae as in Section III. However, we may still apply similar variation model as in Section IV to perform Monte-Carlo simulation for statistical analysis. Under the general across-wafer variation model, the withinchip variation for location (x, y) are calculated as:
vp(x, y) = f (xc + x, yc + y) + mw + r where (xc, yc) are the location of the center of the chip in the wafer, which can be modeled as random variables with PDF shown in Equation (3) . In this case, when we know the function f , no matter in close form formula or numerical lookup table, we may generate samples of (x c , y c ) to perform Monte-Carlo simulation for statistical analysis.
Here we show an example for a non-quadratic across-wafer variation: as shown in Figure 1(b) , the across-wafer variation is not a perfect parabola. It can be better modeled as a piece-wise function. It is a parabola in the center region (region in the dotted cycle), and is almost constant near the edge (region outside the dotted cycle). Similar across-wafer trend is observed in other works [22] . In this case, we model the across-wafer variation as:
where Center and Edge are the center region (region in the dotted cycle in Figure 1(b) ) and edge region (region outside the dotted cycle), respectively. In practice, we find that the across-wafer variation model in Equation (9) models most processes accurately. In this case, we may perform Monte-Carlo simulation based on Equation (9) to estimate circuit delay and leakage variation.
VI. CONCLUSION
In this paper, we analytically study the impact of systematic across-wafer variation on within-die spatial variation. For simplicity, we assume across-wafer variation is a quadratic function. We first observe that different locations of a chip may have different means and variances and such difference becomes more significant when chip size increases. Secondly, we find that spatial correlation is visible only when the across wafer systematic is not taken into account. When it is taken into account, we show that within die random variability does not exhibit a strong or useful pattern of spatial correlation. We exploited these observations in order to create a much more accurate and efficient model for performance variability prediction. Thirdly, we find that the within-die spatial variation is NOT independent of the inter-die variation. However, when chip size is small enough, such dependence is weak and the across-wafer variation can be lumped in to inter-die variation. In this case, the two level inter-/within-die variation model is still accurate. Based on the above analysis, we have proposed an accurate and efficient variation model for deterministic across wafer variation. Experimental result shows that compared to the distance-based spatial variation model, our new model reduces the error from 8% to 1% and improves the run time by 10X. So far, the proposed variation model in this paper is used for Monte-Carlo analysis. In future, we will further improve our variation model to make it suitable for analytical statistic timing and leakage analysis instead of Monte-Carlo simulation. 
